



**ISC0701  
128 Channel  
Flat Panel X-ray ROIC**

---

**Specification**

400-0701-09 VERSION 3.00



# Document Revision History

---

- **Version 3.00, August 31, 2012**
  - Initial Release



# ISC0701 General Description

---

- **128 channels**
- **80um channel pitch**
- **Die size: 11.15mm by 4.32mm, excluding scribe**
- **Charge amp / column**
  - Charge integrator architecture
  - Programmable gain
- **Low pass filter**
  - Adjustable time constant
- **Correlated double sampling**
- **On-chip ADC**
  - 12 to 14 bits slope converter
- **Line timing modes**
  - Read then clamp (RTC) or read while clamp (RWC)
- **Serial control interface**
  - Single command word controls all settings
- **LVDS interface (input/ output)**



# ISC0701 Nominal Detector Array Characteristics

ROIC PARAMETER	SPECIFICATION REQUIREMENT	COMMENTS
Photodiode Capacitance	0.5pF – 2.5pF (typical 1.6pF)	$C_{\text{PHOTODIODE}}$
Photodiode Dark Current @ 20°C	1fA – 6fA (typical 3fA)	
Photodiode Dark Current @ 60°C	180fA	
Data Line Capacitance	20pF – 100pF (typical 30pF)	
Data Line to Data Line Capacitance	$\leq 0.05\text{pF/cm}$	28cm length $\rightarrow \leq 1.4\text{pF}$
Data Line Series Resistance	0.5k $\Omega$ – 2k $\Omega$ (typical 1k $\Omega$ )	
TFT $R_{\text{ON}}$	$\leq 2\text{M}\Omega$ (typical 1M $\Omega$ )	
Signal Time Constant	$\leq 5\mu\text{s}$	$R_{\text{ON}} * C_{\text{PHOTODIODE}}$
TFT Gate-source/drain Capacitance	$\leq 40\text{fF}$ (typical 25fF)	
TFT Gate Capacitance	80fF	TFT threshold ~ 8V Includes gate-source/drain capacitance
TFT Gate Voltage Swing	$\leq 25\text{V}$ (typical 22.5V)	-7.5V to 15V
TFT gate control signal time constant	$\leq 1.2\mu\text{s}$ (typical 0.8 $\mu\text{s}$ )	
Defects	Open gate line Open data line Shorted data line Shorted pixel	See fault tolerance analysis



# ISC0701 Specification (1 of 3)

ROIC PARAMETER	SPECIFICATION REQUIREMENT	COMMENTS																																			
Input DC Offset	1.0 to 3.5V (nominal 1.2V)	Adjustable integrator DC operating point																																			
Carrier Collected	Electrons																																				
Input Charge Handling	$\geq 15\text{pC}$	Normal operation																																			
Input Charge Handling	$\geq 200\text{pC}$	Reset mode																																			
Readout Noise	<u>ENC</u> $\leq 800\text{e-}$ $\leq 950\text{e-}$ $\leq 1100\text{e-}$ $\leq 1300\text{e-}$ $\leq 2000\text{e-}$ $\leq 3000\text{e-}$	<table border="1"> <thead> <tr> <th><u>CINT</u></th> <th><u>CDET</u></th> <th><u>TAU</u></th> <th><u>RES</u></th> <th><u><math>\Delta V</math></u></th> </tr> </thead> <tbody> <tr> <td>0.25pF</td> <td>30pF</td> <td>3.7us</td> <td>13bit</td> <td>1.5V</td> </tr> <tr> <td>0.25pF</td> <td>30pF</td> <td>2.3us</td> <td>13bit</td> <td>1.5V</td> </tr> <tr> <td>0.50pF</td> <td>30pF</td> <td>2.3us</td> <td>13bit</td> <td>2V</td> </tr> <tr> <td>1.00pF</td> <td>30pF</td> <td>2.3us</td> <td>14bit</td> <td>2V</td> </tr> <tr> <td>2.00pF</td> <td>30pF</td> <td>2.3us</td> <td>14bit</td> <td>4V</td> </tr> <tr> <td>4.00pF</td> <td>30pF</td> <td>5.0us</td> <td>14bit</td> <td>4V</td> </tr> </tbody> </table> <p>Does not include system or detector contributions</p>	<u>CINT</u>	<u>CDET</u>	<u>TAU</u>	<u>RES</u>	<u><math>\Delta V</math></u>	0.25pF	30pF	3.7us	13bit	1.5V	0.25pF	30pF	2.3us	13bit	1.5V	0.50pF	30pF	2.3us	13bit	2V	1.00pF	30pF	2.3us	14bit	2V	2.00pF	30pF	2.3us	14bit	4V	4.00pF	30pF	5.0us	14bit	4V
<u>CINT</u>	<u>CDET</u>	<u>TAU</u>	<u>RES</u>	<u><math>\Delta V</math></u>																																	
0.25pF	30pF	3.7us	13bit	1.5V																																	
0.25pF	30pF	2.3us	13bit	1.5V																																	
0.50pF	30pF	2.3us	13bit	2V																																	
1.00pF	30pF	2.3us	14bit	2V																																	
2.00pF	30pF	2.3us	14bit	4V																																	
4.00pF	30pF	5.0us	14bit	4V																																	
Integrator Gain Control	$C_{\text{INT}} = 0.25\text{pF} - 4\text{pF}$ , 0.25pF increments																																				
Gain Ratio Accuracy	$\leq \pm 5\%$																																				
LPF Time Constant	1us, 2.3us, 3.7us, 5us $\pm 20\%$																																				
ROIC Crosstalk	$\leq 0.5\%$																																				
PSRR	$\geq 30\text{dB}$																																				



# ISC0701 Specification (2 of 3)

ROIC PARAMETER	SPECIFICATION REQUIREMENT	COMMENTS																																				
Power Dissipation	≤ 190mW																																					
Frame Rates 2000 lines, digital	≥ 7.2Hz ≥ 6Hz ≥ 2Hz	12 bit ADC, ≤ 69us / line 13 bit ADC, ≤ 83us / line 14 bit ADC, ≤ 250us / line																																				
Clock Frequency	85MHz																																					
# Of Channels	128																																					
Channel Pitch	80um																																					
Input Biases	<table border="0"> <tr><td>VPOS</td><td>5.5V</td><td>Analog Positive</td></tr> <tr><td>VNEG</td><td>0.0V</td><td>Analog Negative</td></tr> <tr><td>VPOSR</td><td>5.5V</td><td>Analog Positive (for ramp circuitry)</td></tr> <tr><td>VNEGR</td><td>0.0V</td><td>Analog Negative (for ramp circuitry)</td></tr> <tr><td>VNEGADC</td><td>0.0V</td><td>Common Reference for Ramp, T/H</td></tr> <tr><td>VPOSD</td><td>5.5V</td><td>Digital Positive</td></tr> <tr><td>VPD</td><td>3.3V/2.5V</td><td>Digital Positive</td></tr> <tr><td>VND</td><td>0.0V</td><td>Digital Negative</td></tr> <tr><td>VREF_INT</td><td>1.2V (nom)</td><td>Integrator Reference</td></tr> <tr><td>VREF_CDS</td><td>0.5V (nom)</td><td>CDS Reference</td></tr> <tr><td>VREF_ADC</td><td>0.5V (nom)</td><td>ADC Reference</td></tr> <tr><td>VREF_RAMP</td><td>4.5V (nom)</td><td>Ramp Gain Adjust</td></tr> </table>	VPOS	5.5V	Analog Positive	VNEG	0.0V	Analog Negative	VPOSR	5.5V	Analog Positive (for ramp circuitry)	VNEGR	0.0V	Analog Negative (for ramp circuitry)	VNEGADC	0.0V	Common Reference for Ramp, T/H	VPOSD	5.5V	Digital Positive	VPD	3.3V/2.5V	Digital Positive	VND	0.0V	Digital Negative	VREF_INT	1.2V (nom)	Integrator Reference	VREF_CDS	0.5V (nom)	CDS Reference	VREF_ADC	0.5V (nom)	ADC Reference	VREF_RAMP	4.5V (nom)	Ramp Gain Adjust	
VPOS	5.5V	Analog Positive																																				
VNEG	0.0V	Analog Negative																																				
VPOSR	5.5V	Analog Positive (for ramp circuitry)																																				
VNEGR	0.0V	Analog Negative (for ramp circuitry)																																				
VNEGADC	0.0V	Common Reference for Ramp, T/H																																				
VPOSD	5.5V	Digital Positive																																				
VPD	3.3V/2.5V	Digital Positive																																				
VND	0.0V	Digital Negative																																				
VREF_INT	1.2V (nom)	Integrator Reference																																				
VREF_CDS	0.5V (nom)	CDS Reference																																				
VREF_ADC	0.5V (nom)	ADC Reference																																				
VREF_RAMP	4.5V (nom)	Ramp Gain Adjust																																				
Input Clocks	<table border="0"> <tr><td><u>Name</u></td><td><u>VIC</u></td><td><u>VID</u></td><td rowspan="4">V<sub>IC</sub> range: 0.8-1.6V, V<sub>ID</sub> range: 0.1-0.6V</td></tr> <tr><td>CLK</td><td>1.25V</td><td>0.35V</td><td>Master Clock</td></tr> <tr><td>SYNC</td><td>1.25V</td><td>0.35V</td><td>Sync</td></tr> <tr><td>DATA</td><td>1.25V</td><td>0.35V</td><td>Mode Control</td></tr> </table>	<u>Name</u>	<u>VIC</u>	<u>VID</u>	V <sub>IC</sub> range: 0.8-1.6V, V <sub>ID</sub> range: 0.1-0.6V	CLK	1.25V	0.35V	Master Clock	SYNC	1.25V	0.35V	Sync	DATA	1.25V	0.35V	Mode Control																					
<u>Name</u>	<u>VIC</u>	<u>VID</u>	V <sub>IC</sub> range: 0.8-1.6V, V <sub>ID</sub> range: 0.1-0.6V																																			
CLK	1.25V	0.35V		Master Clock																																		
SYNC	1.25V	0.35V		Sync																																		
DATA	1.25V	0.35V		Mode Control																																		
Die Size	11.15mm x 4.74mm or smaller	Based on existing size of ISC9717 Actual size: 11.15mm x 4.32mm																																				



# ISC0701 Specification (3 of 3)

ROIC PARAMETER	SPECIFICATION REQUIREMENT	COMMENTS
Operating Temperature	10°C – 70°C	At ROIC
ADC Resolution	12, 13, 14 bits	
Channel Nonlinearity	≤ 1.0%	From 500 to 15,000 counts (3% to 92%)
Channel-Channel Nonlinearity	≤ 0.5%	
Offset correction error over full dynamic range	< 1%	or < 1LSB if signal is < 100LSB
Offset stability	< 0.5LSB/°C	C <sub>INT</sub> = 2pF
Number Of Outputs	2	
Digital Output Settling	≤ 4.0ns for 10%-90%	30pF, 100Ω termination
Digital Readout Rate	≥ 85MHz	2 outputs → 170MHz data throughput rate